The performance of raised source/drain by selective epitaxial growth (SEG) using two different integration sequences is compared in this article. It was found that inserting SEG after the source/drain anneal exhibited greater benefits on reduction of junction leakage and parasitic resistance, yielding a 12% PMOS I on improvement @I off =10nA.
Results and Discussion

Junction leakage
Figure 2(a) shows junction leakage of N+ to Pwell and P+ to Nwell. Sequence A has a similar leakage current to reference due to the comparable junction depth. However, sequence B exhibited more serious leakage compared to reference by 2 orders of magnitude (10 -9 vs. 10 -11
), due to the shallower junction caused by implanting through an added Si layer on the source/drain area. Similar results were observed on contact leakage current ( Fig. 2(b) ). By adjusting S/D and halo implant energy, the leakage current of sequence B can be lowered to the comparable level of reference (Fig. 2, case C) .
Bridging
Sequence A bares a more robust non-bridging issue than sequence B. For both sequence A and B, leakage current between poly lines through field oxide is comparable to reference indicating no bridge via extension from poly tip (Fig. 3(a) ).
However, leakage current between poly lines through the active area shows a slightly upward trend for sequence B (Fig. 3(b) ). More aggressive pre-epi wet clean before SEG worsens leakage current. From a TEM cross-section check, spacer showed serious undercut due to the HF dip before SEG. Sequence A has fewer cases of undercut because the spacer was densified in the source/drain anneal process. We believe these voids are responsible for the high leakage path. Optimized SEG process can provide a better lateral growth to occupy the hole under nitride spacer (Fig. 4) and reduce the leakage current to around 1E-7A.
Contact Resistance
Sequence A has lower N+ contact resistance than reference and sequence B (Fig. 5) . A TEM cross-section check shows a white interfacial layer between contact and silicide on sequence B (Fig. 6 ) as well as reference wafers. EELS analysis reveals that a white layer in the interface is silicon dioxide (Fig. 7a) . We believe an undoped selective epitaxy layer above the N+ area protects the electron-rich surface from oxidation in sequence A (Fig. 7b) .
Device Performance
The DC performance of different sequences and reference is plotted on Fig. 8 . Sequence A achieved a 12% PMOS improvement from 240µA to 270µA @I off =10nA while sequence B realized a 7% PMOS improvement to 257µA @I off =10nA. However, NMOS performance was degraded for both sequence A and B. The degradation of NMOS might be attributed to the source/drain deactivation by SEG thermal (Fig. 9) . The tighter data variation of sequence A over sequence B confirms the better control of the source/drain profile.
Conclusion
We have demonstrated that selective epitaxial growth after S/D formation is a better performing and easier process sequence to insert selective epitaxial growth for forming raised source/drain implanted in 65 nm CMOS and beyond. 
